Conner Ohnesorge
Projects Posts Tags Experience
Search Projects Posts Tags Experience
MIPS

MIPS

MIPS is a 32-bit reduced instruction set computing (RISC) architecture.

0 posts
1 project

MIPS ΒΆ

Projects

mips-cpu-design

mips-cpu-design

Study in MIPS microarchitecture trade-offs implementing three CPU designs: single-cycle, hardware-scheduled multicycle, and software-scheduled pipelined core.

MIPS Python Verilog +1 more
All Tags

Conner Ohnesorge

Electrical Engineer & Software Developer

LinkedIn GitHub Twitter Email

© 2026 Conner Ohnesorge. All rights reserved.

Posts Projects Tags Contact